25 Spring ECEN 720: High-Speed Links: Circuits and Systems Post-lab Report

Lab3: Transmitter Circuits

Name: Yu-Hao Chen

UIN:435009528

Section:700

Professor: Sam Palermo

TA: Srujan Kumar Kaile

一張含有 文字, 圖表, 字型 的圖片

AI 產生的內容可能不正確。

1. Vd,1= (I/2) R Vd,0= -(I/2)R Vd,pp= IR Power=I²R
2. Vd,1= (I/4) 2R Vd,0= -(I/4)2R Vd,pp= IR Power=I²R
3. Vd,1= (Vs/2) R Vd,0= -(Vs/2)R Vd,pp= Vs I= (Vs/2R) Power= Vs²/2R
4. Vd,1= (Vs/2) R Vd,0= -(Vs/2)R Vd,pp= Vs I= (Vs/4R) Power= Vs²/4R

2. A multiplexer (MUX) is often used to serialize parallel low speed data into one single stream of high speed data. It can be implemented before the transmitter output driver stage. Design a 4:1 MUX that serializes 4 parallel 2.5Gb/s data into a 10Gb/s bit-stream. Figure 11 is an example of 2:1 MUX with re-timer (please refer to [4] as a reference).

a. Use behavioral models for D-flip flops and latches. The AB select can be implemented using a transmission gate 2:1 MUX. Design the AB selector in transistor level.

b. Verify the MUX operation and show your schematic and simulation results.

|  |
| --- |
|  |
| Using 2.5G for first stage and 5G for second stage |
| Inverter block |
| Selecter block |
|  |
|  |
| 一張含有 螢幕擷取畫面, 電子產品, 電腦 的圖片  AI 產生的內容可能不正確。  Clk in for 2.5G & random four 2.5G inputs |
| 一張含有 螢幕擷取畫面, 文字, 電路 的圖片  AI 產生的內容可能不正確。  Clkin2 for 5G and a output with 10G |

3. 10Gb/s Low-Swing Driver and Termination Design. 8

a. Design both a differential current-mode CML driver and a differential low-swing voltage-mode driver to support an output swing of 300mVppd. For the Low-Swing Voltage-Mode Driver, please refer to [2] [3]. i. ii. For the CML driver, the output tail current source should be implemented at the transistor level, but you may use a current mirror that has an ideal current source to produce the bias for the output stage tail current source. For the voltage-mode driver, design the regulator and driver circuit. If op-amps are needed, feel free to use behavioral op-amp models.

b. Include one pre-driver stage (in transistor level) before the driver output stage. This may be a simple inverter pre-driver or something more complex if you want.

c. The driver should be terminated on-chip both at the transmitter and the receiver as shown in Figure 12. The termination should be designed to handle a temperature variation from 0 to 100°C OR a variation of ±30% from the nominal 27°C value if the temperature variation simulation doesn’t work. Passive termination may be used, however a realistic model including parasitic capacitance must be used, i.e., from a design kit or taken from the table in lecture 5. Choose whichever termination scheme you think is most appropriate (AC vs DC-coupled, single-ended vs differential) and briefly explain your choice.

d. Since the emphasis of this problem is the driver design, in your simulations use a simple channel consisting of TX output cap = RX input cap = 100fF and an ideal 50Ω, 1ns transmission line.

e. Turn-in the following for your design i. ii. iii. iv. Schematics with details of transistor sizing. A 10Gb/s eye diagram at the RX. Use a pseudo-random input sequence of 27-1 or higher to produce the eye diagram. Plot the return loss versus frequency looking back into the transmitter at 0, 27, and 100°C. For this, program the termination to yield the best performance at each temperature. Note: if your temperature variation simulations don’t work, then just turn in one plot at 27°C and data showing that your termination can tune ±30%1. Compare the power consumption of the two drivers. Break down the power into pre-driver and output stage power.

|  |
| --- |
|  |
|  |
|  |
|  |